
## Fig. 1 PRIOR ART

| PACKAGE TYPE                       | TS0P  | CSP   | PRODUCT<br>SPECIFICATIONS<br>Max/Min |  |
|------------------------------------|-------|-------|--------------------------------------|--|
| TERMINAL CAPACITANCE<br>IN PACKAGE | 1. 00 | 0. 14 | 3. 50/2. 50                          |  |

## Fig. 2A PRIOR ART



## Fig. 2B PRIOR ART






Fig. 3 PRIOR ART





~9a\_ -8 -6 13:WELL POTENTIAL // CONTROL CIRCUIT **RESISTOR** RESISTOR % % & & 3: PROTECTION RESISTOR 7b;WIRING INPUT CIRCUIT 11b; DIFFUSION LAYER ( 6b; TERMINAL CAPACITANCE 7a; WIRING ADJUSTING CAPACITOR 12b; WELL 11a; DIFFUSION LAYER 12a; WELL 5;WIRING ESD PROTECTION CIRCUIT BOND ING PAD

NEGATIVE POTENTIAL GENERATING CIRCUIT

~9c

**RESISTOR** 

867

6a; TERMINAL CAPACITANCE ADJUSTING CAPACITOR

Fig.5A

POSITIVE POTENTIAL GENERATING CIRCUIT ~9a -9b 790 13:WELL POTENTIAL // CONTROL CIRCUIT **RESISTOR RESISTOR** RESISTOR 3: PROTECTION RESISTOR 867 7b;WIRING INPUT CIRCUI 11b; DIFFUSION LAYER | 6b; TERMINAL CAPACITANCE 7a; WIRING ADJUSTING CAPACITOR . .— . . . 12b; WELL 6a; TERMINAL CAPACITANCE ADJUSTING CAPACITOR 11a; DIFFUSION LAYER 12a; WELL 5:WIRING ESD PROTECTION CIRCUIT BOND ING PAD

Fig. 6




Fig. 7








Fig. 8





. . . . . .





F i g . 1




Fig. 13




Fig. 14

|                            | 1   | 2   | 3   | 4   | 5   | 6   | 7   | 8   |
|----------------------------|-----|-----|-----|-----|-----|-----|-----|-----|
| FUSE 20a                   | 0   | ×   | ×   | 0   | 0   | 0   | ×   | ×   |
| FUSE 20b                   | 0   | 0   | ×   | 0   | ×   | ×   | 0   | ×   |
| FUSE 20c                   | 0   | 0   | 0   | ×   | ×   | 0   | ×   | ×   |
| TOTAL TERMINAL CAPACITANCE | 3pF | 2pF | 0pF | 6pF | 4pF | 1pF | 5pF | 3pF |








Fig. 15













Fig. 2



TERMINAL CAPACITANCE SPECIFICATIONS O: TERMINAL CAPACITANCE
BEFORE ADJUSTING (PACKAGE 1) PRESENT INVENTION TERMINAL A CONVENTIONAL 4.0 -3.0 -2.0-(pF) TERMINAL CAPACITANCE